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High-performance inversion-type enhancement-mode n-channel In0.65Ga0.35As
metal-oxide-semiconductor field-effect transistors MOSFETs with atomic-layer-deposited Al2O3
as gate dielectric are demonstrated. A 0.5 m gate-length MOSFET with an Al2O3 gate oxide
thickness of 10 nm shows a gate leakage current less than 510−6 A /cm2 at 4 V gate bias, a
threshold voltage of 0.40 V, a maximum drain current of 670 mA /mm, and transconductance of
230 mS /mm at drain voltage of 2 V. More importantly, a model is proposed to ascribe this 80%
improvement of device performance from In0.53Ga0.47As MOSFETs mainly to lowering the energy
level difference between the charge neutrality level and conduction band minimum for
In0.65Ga0.35As. The right substrate or channel engineering is the main reason for the high
performance of the devices besides the high-quality oxide-semiconductor interface.
© 2007 American Institute of Physics. DOI: 10.1063/1.2822892
Silicon-based technology will encounter physical and
technical limits within the next decade, which motivates the
semiconductor industry to explore alternative device tech-
nologies such as Ge, III-Vs, and carbon nanotubes to replace
silicon as active channel materials. In the past four decades,
great efforts have been made to search for low-defect, ther-
modynamically stable insulators for III-V metal-oxide-
semiconductor field-effect transistors MOSFETs. Although
some high-performance depletion-mode D-mode III-V
MOSFETs have been demonstrated previously,1–5 the re-
ported inversion-type enhancement-mode E-mode III-V
MOSFETs suffer from low drain currents.6–10 There are only
two exceptions in the literature. One is molecular beam ex-
pitaxy MBE grown Ga2O3Gd2O3 / In0.53Ga0.47As MOS-
FET with maximum drain current of 360 mA /mm;11 another
one is atomic layer deposition ALD grown Al2O3, HfO2, or
HfAlO / In0.53Ga0.47As MOSFETs with maximum drain cur-
rent of 367–430 mA /mm.12–14 A clear hint among the avail-
able experimental results is that III-V substrate itself could
play a much more important role in device performance if
certain quality of oxide/III-V interface is achieved.
In this letter, we report high-performance inversion-type
E-mode In0.65Ga0.35As MOSFETs using ALD Al2O3 as gate
dielectric. The maximum drain current of 670 mA /mm and
extrinsic transconductance of 230 mS /mm for a 0.5 m
gate-length MOSFET are achieved, which have about 80%
improvement over previously reported inversion-type
E-mode In0.53Ga0.47As MOSFETs.
12–14 It is reasonable to be-
lieve that the interface quality of Al2O3 / In0.65Ga0.35As and
Al2O3 / In0.53Ga0.47As is similar due to the similar surface
chemistry during the pretreatment and ALD process. 12% In
concentration difference should not change the interface
quality dramatically. To explain this dramatic improvement
of device performance, a charge neutrality level CNL based
model is proposed. It shows that III-V channel or substrate
itself, which attracts less attention in the past, is the main
determinant for III-V MOSFETs’ maximum drain current
and, thus, device performance.
Figure 1a shows the cross section schematic of the de-
vice structure of an ALD Al2O3 / In0.65Ga0.35As MOSFET. A
500 nm p-doped 41017 cm−3 buffer layer, a 300 nm
p-doped 11017 cm−3 In0.53Ga0.47As transition layer, and a
20 nm p-doped 11017 cm−3 strained In0.65Ga0.35As channel
layer were sequentially grown by MBE on a 2 in. InP p+
substrate. After surface degreasing and ammonia-based na-
tive oxide etching, the wafers were transferred via room am-
bient to an ASM F-120 ALD reactor. A 30-nm-thick Al2O3
layer was deposited at a substrate temperature of 300 °C as
an encapsulation layer. For device fabrication, source and
drain regions were selectively implanted with a Si dose of
11014 cm−2 at 30 keV and 11014 cm−2 at 80 keV
through the 30-nm-thick Al2O3 layer. The implantation acti-
vation was achieved by rapid thermal anneal RTA at
700–800 °C for 10 s in a nitrogen ambient. A 10 nm Al2O3
film was regrown by ALD after removing the encapsulation
layer by buffer oxide etch solution and soaking in ammonia
sulfide for 10 min for surface preparation. The source and
drain Ohmic contacts were made by an electron beam evapo-
ration of a combination of AuGe /Ni /Au and a lift-off pro-
cess, followed by a RTA process at 400 °C for 30 s also in a
N2 ambient. The gate electrode was defined by electron beam
evaporation of Ni /Au and a lift-off process. The fabricated
MOSFETs have a nominal gate length varying from
0.50 to 40 m and a gate width of 100 m.
Figure 1b shows the dc Ids−Vds characteristics with a
gate bias from 0 to 4 V in steps of +0.5 V. The measured
MOSFET has a mask designed gate length Lmask of 0.50 m
and gate width of 100 m. Lmask is defined by source drain
implantation mask. A maximum drain current of
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670 mA /mm is obtained at a gate bias of 4 V and a drain
bias of 2 V. The device performance has a significant leap in
drain current, compared to our previous results on
In0.20Ga0.80As MOSFETs.
8,9 The maximum drain current is
also 80% higher than those recent results from In0.53Ga0.47As
MOSFETs.12–14 The maximum drain current of 670 mA /mm
is the highest value ever reported in enhancement-mode
III-V MOSFETs, including “implant-free” E-mode III-V
MOSFETs with maximum drain current of
243–443 mA /mm.15,16 Note that the device operation is fun-
damentally different between “implant-free” E-mode III-V
MOSFETs and the conventional inversion-type E-mode
III-V MOSFETs as demonstrated in this letter.
A maximum extrinsic transconductance Gm is
230 mS /mm for In0.65Ga0.35As compared with Gm of
160 mS /mm for In0.53Ga0.47As in Fig. 2a. The extrinsic
Gm could be further improved by reducing equivalent oxide
thickness and improving the quality of the interface. To
evaluate the output characteristics more accurately, the in-
trinsic transfer characteristics are calculated by substracting
the half of serial resistance RSD. The resulting intrinsic maxi-
mum drain current and transconductance for 0.5 m
In0.65Ga0.35As MOSFET are 910 mA /mm and 280 mS /mm,
respectively not shown. By the conventional linear region
extrapolation method or second derivative method, the ex-
trinsic threshold voltage is determined around 0.40 V. The
gate leakage current is very low, below 510−6 A /cm2 at
4 V gate bias, which is more than eight orders of magnitude
smaller than the drain on current.
Figure 2b summarizes all measured drain current Ids
versus Lmask under Vgs=4 V and Vds=2 V or Vds=0.05 V for
both In0.65Ga0.35As MOSFETs and In0.53Ga0.47As MOSFETs.
The drain current or transconductance is linearly inversely
proportional to Lmask as expected and start to saturate at
Lmask=0.75 m. The maximum drain current has the poten-
tial to increase further by reducing gate length and/or imple-
menting In richer InGaAs channels. Note that most of
commercial GaAs technology, such as pseudomorphic high-
electron-mobility transistor pHEMT, has maximum drain
current around 400 mA /mm at 0.25 m gate length. For
GaAs pHEMT, due to its high low-field mobility, the maxi-
mum drain current is mainly limited by the saturation veloc-
ity, modulation doping concentration and heterostructure
itself. The maximum drain current saturates at 5–10 m
gate length and does not scale with gate length for short gate
length devices. In contrast to GaAs pHEMT, the demon-
strated surface channel InGaAs MOSFET, more or less like
real Si MOSFET, has the gate length scalability down to
submicron, as shown in Fig. 2b. With further improved
interface quality and improved heterostructure design, the
maximum drain current could be way higher than the value
that the doped GaAs pHEMT technology offers.
Figure 3 illustrates the basic idea to qualitatively explain
why the device performance of In0.65Ga0.35As MOSFETs is
better than that of In0.53Ga0.47As MOSFETs and much better
than that of In0.20Ga0.80As MOSFETs. Presumably every in-
terface has donor-type interface traps and acceptor-type in-
terface traps. A convenient notation is to interpret the sum of
FIG. 2. a Extrinsic drain current and transconductance vs gate bias for 0.5 m In0.65Ga0.35As MOSFET and 0.5 m In0.53Ga0.47As MOSFET for comparison.
b The drain current at Vgs=5 V and Vds=2 V or Vds=0.05 V vs 1 /Lmask. The solid and dashed lines are guides for the eyes.
FIG. 1. Color online a A cross section of an inversion-type E-mode Al2O3 / In0.65Ga0.35As MOSFET b I-V characteristic of a 0.5 m mask gate length
In0.65Ga0.35As MOSFET with a 10 nm ALD Al2O3 as a gate dielectric.
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these by an equivalent Dit distribution, with an energy level
called charge neutrality level ECNL. If Fermi level EF is
above ECNL, the states are of acceptor type and negatively
charged if the states are occupied. If Fermi level EF is below
ECNL, the states are of donor type and positively charged if
the states are occupied. Assuming that Fermi-level stabiliza-
tion energy is located at ECNL and the strong electron inver-
sion occurs when Fermi-level reaches conduction band
minimum CBM, the amount of acceptor type interface
traps from CNL to CBM should be less for In0.65Ga0.35As
than In0.53Ga0.47As, and much less for In0.20Ga0.80As or
GaAs, as illustrated in Fig. 3. The farther the ECNL locates
from CBM, the more negative trapped charges are built in
when the Fermi-level sweeps to CBM, the more difficult it is
to realize a large amount of inversion charges to participate
the transport. The traps not only reduce the mobile inversion
charges, but also prevent further surface potential bending
due to the Coulomb repulsion. Assuming a linear extrapola-
tion exhibits in InxGa1−xAs binary and ternary alloys
17 and
CNL for InAs is at 0.2 eV above CBM,18 CNL and CBM
differences for GaAs, In0.20Ga0.80As, In0.53Ga0.47As, and
In0.65Ga0.35As are 0.8, 0.6, 0.27, and 0.15 eV, respectively.
It explains why Al2O3 / In0.20Ga0.80As MOSFET
8,9 has much
less maximum drain current than Al2O3 / In0.53Ga0.47As
MOSFET12–14 and Al2O3 / In0.65Ga0.35As MOSFET. It
also explains why Ga2O3Gd2O3 /GaAs MOSFETs have
only less than 1 mA /mm drain current7 and
Ga2O3Gd2O3 / In0.53Ga0.47As MOSFET has 360 mA /mm
drain current.11 Another interesting material to double check
the availability of the above model is InP. InP has the band-
gap of 1.35 eV, which is very similar to 1.42 eV of GaAs.
However, CNL locates only 0.5 eV below CBM.19 It is
much easier to realized inversion-mode InP MOSFET than
GaAs MOSFET. The 100 mA /mm drain current InP MOS-
FETs have been demonstrated using ALD high-k
dielectrics.20 It also explains why Al2O3, HfO2, HfAlO, and
even in situ grown Ga2O3Gd2O3 have the similar device
performance on the same III-V substrate. The statement here
does not exclude the effect of the interface quality, which is
mainly determined by dielectric materials, surface prepara-
tion, and oxide formation, on device performance. But the
high-mobility channel or substrate itself plays the most im-
portant role here. The detailed model description could be
found in Ref. 21.
A similar conclusion can also be reached by calculating
the surface potential s or band bending condition for strong
inversion on different substrates. The strong inversion re-
quires s2kT /qlnNA /ni, where NA is channel doping
concentration and ni is intrinsic carrier concentration. With
NA of 110
17 cm3, ni GaAs of 2106 cm3, and ni InAs
of 11015 cm3, it is clear that it requires much less band
bending or surface potential movement to realize strong in-
version in In-rich InGaAs than in GaAs.
In summary, we have demonstrated unprecedented high
device performance of inversion-type E-mode In0.65Ga0.35As
MOSFETs using ALD Al2O3 gate dielectrics. These results
suggest III-V channel or substrate itself is the main determi-
nant for the device performance of III-V MOSFETs, though
the interface quality is also important. The substrate engi-
neering is a very important perspective, requiring more at-
tention in future III-V MOSFET research.
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FIG. 3. Schematic for the parabolic Dit distribution within energy band of
GaAs and In0.65Ga0.35As. The CNL is aligned 0.8 eV below CBM for GaAs
and 0.15 eV below CBM for In0.65Ga0.35As. The shadow area shows the
built-up negative charges in interface traps after Fermi-level moves from
CNL to CBM. The model is extremely simplified to highlight the fundamen-
tal point by assuming Dit distribution is parabolic in logarithm scale and Dit
value at CBM and valence band maximum is fixed at 1014 /cm2 eV.
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